Abstract-A family of sigrna-delta converters that utilize noise shaping in conjunction with pipelined architecture and interstage scaling is proposed. The converters consist of pipelined stages each consisting of a sigma-delta modulator and a quantizer external to the loop. A two-stage pipeline utilizing single-bit, first-order sigma-delta modulators and four-bit quantizers has been implemented in silicon.
I. INTRODUCTION
Sigmadelta converters are capable of achieving high resolution by employing the concepts of oversampling and noise-shaping [1, 2, 3] . Improved performance is obtained by increasing the number of loops in the ch modulator andor by the inclusion of multibit feedback Increasing the number of loops increases the order L to which the noise shaping function (NSF) is raised. Higher order noise shaping functions can be attained by Candy [4] or MASH [5] structures. Achieving NSF orders above 3 by these methods is difficult as the Candy structure suffer from stability constraints while single-bit pipelined or MASH structure's resolution is limited by the error leakage due to non-ideal integrators. Instead of the single bit comparator, a multibit ADC can be used to quantize the integrator output, reducing the quantization error. However, this approach requires a multibit digital-to-analog converter PAC) in the feedback loop, increasing the complexity of the system as the linearity of the DAC should equal the overall converter resolution.
Since the reduction of OSR while maintaining high-resolution involves the reduction of the coarse quantization error, the use of multibit coarse quantizers is a promising approach. The need for a high-linearity multibit DAC was alleviated by the structure proposed by Leslie and Singh [6] . This structure utilizes a coarse multibit modulator external to a single-bit feedback loop. Further improvement and implementation of this structure [7, 8] has extended the signal bandwidths to a few MHz. This concept has been extended in this paper by proposing a technique to integrate the key concept in pipelined converters -interstage scaling -with El modulators. This technique, in general, can be incorporated in ch topologies that utilize multibit quantizers.
11. PROPOSED SYSTEM A direct application of the principle of pipelining to ch modulators results in the MASH [5] structure, where the quantization error introduced in one stage by the internal coarse quantizer is fed to the next stage. However, in the case of single-bit systems, the error out of a single-bit quantizer is at least full scale, precluding the use of the concept of interstage scaling. In a ch modulator using multibit quantizers, however, the quantization error is less than full scale and interstage scaling may be employed. Such a structure that uses multibit DACs in the ch feedback loop has been presented [9] . However, high linearity DACs are not required, if the multibit structures that use single-bit feedback are pipelined.
Such structures can incorporate the concept of interstage scaling, and benefits of both architectures can be combined in a single system. The system cm be implemented with ideally linear singlebit DAG. If multibit DACs are utilized instead, their lineariy requirements can be reduced by the use of noise shaping. These advantages are realized in the proposed system shown in Fig. 1 .
To study the system in detail, the simplest implementation of the architecture is considered. As shown in Fig. 2 , , this system consists of two stages, each with a first-order single-bit ch loop and a multibit quantizer. The input X enters the first E l loop whose single-bit quantizer intraluces an error el. The first-stage multibit quantizer with NI bits quantizes this error. The quantization error e2 out of the first stage multibit quantizer is the analog output of the fist stage. This is a signal with peak-to-peak magnitude 1/2Ni .
Ideally, a scaling factor K of 2NI between stages returns the signal to the reference value of unity at the input of the next stage. This allows for the use of a ch modulator identical to the first stage. The second stage 2A loop quantizer introduces error e3 and the mulribit quantizer with Nz bits, error e4. To arrive at the final output y, the digital outputs of the system are combined as shown in the figure.
The error e4 that is present in the final output is the quantization error of the second-stage multibit quantizer with N2 bits.
Assumption is made that the 2A modulators in the two stages of the pipeline are identical. The error e4 is 1/2Nz times the error in a single-bit quantizer. With K taken as 2" , the total quantization error introduced by the proposed system is less by a factor of 2N12N2 in comparison to the conventional second-order single-tit El ADC. The first factor arises due to the fust-stage multibit quantizer and interstage scaling and the second factor is due to the second multibit quantizer. Higher-order pipelined ZA modulators w i t h interstage scaling can be implemented by using higher-order modulators in each stage andor by extending the pipeline. In either case, the order to which the final error is noise shaped will correspond to the total of the orders of the Xi3 modulators in each stage. If M stages are used, this noise shaped error is firther reduced by a fa~tor2~12~2....2.~M , where Ni is the number of bits in the ih-stage multibit quantizer.
Multibit topologies reduce the quantization error in the entire frequency range of interest -up to half the sampling frequency. The advantage is then two-fold: (a) the OSR is reduced and (b) the requirements on digital low-pass decimation filters is reduced. The attenuation that must be provided by the digital low-pass filters that remove the out of band noise should be at least equal to the maximum noise signal. This value is 2L for the Lth order modulator in traditional architectures. Using the proposed architecture with M staues having N bits each, the maximum noise is reduced to 2L/2PMN, an improvement of 6MN dB. Thus, the order of the digital low-pass decimation filter is reduced, with possible reduction in power.
IMPLEMENTATION NON-IDEALITIES
The primary error sources in the proposed topology are ZA integrator leakage and errors introduced in the pipelined multibit converters. Integrator leakage occurs due to the finite opamp gain that introduces gain and pole errors in the transfer function. The linearity of the pipelined multibit converters is directly related to the comparator offsets. These two error sources are modeled and system simulation is used to arrive at an estimate for the requirements on the opamps and comparators.
A. Integrator Leakage
The opamp used to construct the integrator typically faces the design tradeoff that involves slew-rate, unity gain bandwidth and the open-loop gain. Usually, the gain of the opamp is sacrificed, as the integrator output need to settle to a value less than the quantization error introduced by the following analog-to-digital converter. While this is acceptable for topologies that are based on a single quantizer with the subscripts on c1 and p denoting the respective stages.
Since E, is present without noise shaping in the output, this term can be expected to be the limiting factor to the achievable signal to noise ratio (SNR) out of the converter, especially since it is the quantization error of a single-bit quantizer. This term can be made less than the targeted S N R , either by reducing I-p or by reducing El. The latter option involves the use of a high linearity DAC arid is not considered here. The non-ideal model for the integrator is used to determine the gain required to obtain close to ideal performance of the system. Each integrator and each stage of the pipelined converter utilize an opamp. The integrator is modeled as in (2), with no capacitor mismatch, as shown in Fig. 3 . The errors in the residue generators in the multibit quantizers are assumed to be within 1% including effect of opamp gain and capacitor mismatches. These are modeled as random gains uniformIy distributed in the region 1.98-2.02, as shown in Fig. 4 . Further, the saturation of the opamp is also included in the model. The comparators are assumed to be ideal and the simulation is repeated 20 times to arrive at an average signal-te noise ratio (SNR). The S N R is defined as the ratio of the signal power to the integrated noise power in the entire baseband. The results of the simulation shown in Fig.5 indicate that the opamp gain of greater than 8CdB is required for high resolution implementations. In the case of high OS% the noise shaped errors can be expected to be small, and the S N R limiration is primarily due to the unshaped leakage from the first stage.
While the presence of error terms in the output of the proposed modulator pose a possible limitation on the achievable SNR, these errors can be reduced to levels below that required to obtain the SNR in a given design by either circuit or system level solutions. The simplest approach is to increase the gain of the opamp, for example, by gain-boosting techniques [ 11 1. Technology improvements make the design of high performance opamps possible. Gain compensated switch-capacitor integrators make 1-a and 1-j3 proportional to the inverse of the square of the opamp DC gain A instead of being proportional inversely to A [ 12,131. System level techniques like digital error calibration are the topic of current research [14, 15, 161 and can be undertaken as future study with respect to the proposed system.
B. Pipelined Converter Linearity
The Iinearity of the pipelined converter is directly related to the In the proposed system the linearity of the sub-converter (ADC and DAC if any) is not expected to be that of the entire converter because any errors introduced are noise shaped to the order of preceding EA modulators by the digital processing circuitry. This is evident in (3) where EL is noise shaped to the first order and E,+ to the second order for the two-stage topology analyzed.
The two-stage system with first-order, single-bit modulators and four-bit, single-bit per stage pipeline is again considered. Each stage of the multibit pipelined converter external to the EA loop is simulated with an independent offset, which has an uniform probability distribution in kVT. This threshold is held constant for each simulation, but is generated at the beginning of every simulation. The gain error is modeled to be a random variable within 1% of the nominal value of 2, as shown in Fig. 4 . Opamp saturation is modeled to limit the signal swing of each stage. An average of 20 simulations resulted in the graphs shown in Fig. 6 . Offsets that are in the range of few tens of millivolts are not detrimental to the system performance. Such offsets are typically obtained in current technologies, and the result suggests that no correction algorithm or extra circuitry is needed to achieve close to ideal performance. If the number of bits in the multibit converters is close to the overall resolution, it is thus possible to interpret the architecture as a basic pipelined converter that has non-idealities corrected by the ZA modulators.
IV. SYSTEM IMPLEMENTATION
The simplest pipelined XA modulator with interstage scaling, shown in Fig. 2 The digital data from the experimental chip are low-pass filtered to reduce the out of band noise to about -100 dB. Then, the signal is decimated and windowed with a Blackmann-Harris 4-term window. All the noise power in the baseband is included to calculate the total harmonic distortion plus noise. The signal-to-noise-plus-distortion ratio (SNDR) is taken as the negative of THD+noise expressed in dB. The input signal was 2 V peak-to-peak at 1000 Hz, with a bandwidth taken to be 8 KHz. The results obtained are 19 dB lower than the 68 dB SNDR that can be can be ideally achieved by the system under the given test conditions. Part of the reason can be attributed to the effect of large comparator thresholds and low opamp gain, as can be evidenced from Fig. 5 and 6 . Further, signal dependant charge injection could have also contributed to the reduction of SNR as delayed clocking schemes have not been utilized in this implementation. Experimental verification of the chips functionality at higher frequencies and OSRs was not possible due to limitations of the test-set up. However, the measurement results confirm the feasibility of the proposed pipelined XA modulator with interstage scaling.
V. CONCLUSIONS
Pipelined U modulators with interstage scaling have been proposed to achieve high resolution at low OSRs while reducing the noise power in the entire spectrum and not only in the baseband. The use of multibit quantizers external to the single-bit XA loop is the key to effectively incorporate interstage scaling in the pipeline of E l loops. The use of high linearity DACs is not necessary and the stability of the system is not compromised. Due to the reduction of highfrequency noise, reduction in digital filter order and power is possible.
